



*a2  
concl.*

transmitting on said network a second signal by said second node to said first node immediately after receiving said first signal; and

measuring a transmission delay between said first node and said second node by measuring the time between transmitting said first signal and receiving said second signal.

### REMARKS

Claims 3-21 are now pending after the amendments. The specification has been amended to provide a serial number.

Support for the claims includes at least the following portions of the specification:

Claims 3-5, 8, 10-15: pages 3-5 and 24-25;

Claim 6: page 19, lines 12-17;

Claim 7: page 9, lines 1-8;

Claim 9: page 9, lines 5-14;

Claims 16-18: pages 3, 5, and 14-15;

Claims 19-21: pages 7, 10 and 11.

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: Commissioner for Patents, Washington, D.C. 20231, on May 14, 2001.

*B. S.*  
Attorney for Applicant(s)

*5/14/01*  
Date of Signature

Respectfully submitted,

*Brian D. Ogonowsky*

Brian D. Ogonowsky  
Attorney for Applicant(s)  
Reg. No. 31,988

LAW OFFICES OF  
SKJERVEN MORRILL  
MACPHERSON LLP

25 METRO DRIVE  
SUITE 700  
SAN JOSE, CA 95110  
(408) 453-9200  
FAX (408) 453-7979

## APPENDIX

The following is a marked up version of the amended paragraph beginning at page 13, line 22.

A synchronization source device and the interface of that device on which to accept synchronization from an external synchronization source are configured via an external management system through the shelf controller 62 in Fig. 3. A detailed description of the shelf controller and the mechanisms by which an external management system may set configuration parameters in device 20 is described in the co-pending application entitled "An Architecture for Transport of Multiple Services in Connectionless Packet-Based Communication Networks," by Vinay Bannai et al., serial number 09/567,555, filed May 5, 2000, and incorporated herein by reference in its entirety. The synchronization source device then distributes synchronization symbols at a periodic rate based on that received from the external synchronization source (such as 8 kHz) out each of its LMAC-compatible interfaces. The LMACs reside on switching card 38 in Fig. 3. The switching card is described in detail later in this specification. Though the LMACs collect information on synchronization symbols received from other devices in the virtual network in its registers (again described later in this specification), the software application managing synchronization distribution running on the CPU 46 on the switching card (shown in Fig. 6) ignores this information as it is irrelevant to the overall synchronization of the virtual network.